与门电路实现方法总结

功能:c =a & b;

逻辑图示:



//version 1

//using a reg

wire a,b;

reg c;

always @ (a or b)

c =a & b;

 

//version 2

//using a wire

wire a,b,c;

assgin c =a & b;

 

//version 3

//using a bulit in primitive withoutinstance name

reg a,b;

wire c;

and (c,a,b);//ouput is always first in thelist

 

//verison 4

//using a bulit in primitive with instancename

reg a,b;

wire c;

and u1(c,a,b);//ouput is always first inthe list

 

//version 5

//if c is an output

ouput c;

reg a,b;

assign c =a & b;

你可能感兴趣的:(verilog实例篇)