[HDLBits] Exams/m2014 q4d

Implement the following circuit:

module top_module (
    input clk,
    input in, 
    output out);
    always@(posedge clk) begin
        out<=out^in;
    end
endmodule

 直接写out^in就行