[HDLBits] Count10

Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is synchronous, and should reset the counter to 0.

module top_module (
    input clk,
    input reset,        // Synchronous active-high reset
    output [3:0] q);
	always@(posedge clk) begin
        if(reset)
            q<=4'b0;
        else if(q<9)
            q<=q+1;
        else
            q<=4'b0;
    end
endmodule

你可能感兴趣的:(HDLBits,fpga开发,fpga,verilog)