[HDLBits] Exams/m2014 q4i

Implement the following circuit:

[HDLBits] Exams/m2014 q4i_第1张图片

module top_module (
    output out);
	assign out=1'b0;
endmodule

 

你可能感兴趣的:(HDLBits,fpga开发,verilog,fpga)