Allegro如何设置铜箔自动避让走线

在用Allegro进行PCB设计中宏,如何让铜箔自动避让走线?

1、在菜单栏选择Shape(形状)→点击Global Dynamic Params...(全局动态参数)

Allegro如何设置铜箔自动避让走线_第1张图片

跳出下面的对话框,如下图所示,选择Smooth铜箔自动避让走线。

Allegro如何设置铜箔自动避让走线_第2张图片

名词解释:

Smooth:光滑的;

Rough:粗糙的;

Disabled:禁用,不允许;

设置完成后,在走线的过程中,铜箔就会自动避让走线。

Allegro如何设置铜箔自动避让走线_第3张图片

博主专注职场硬件设计,如果文章对你有帮助,请关注,点赞,收藏。成长路上有前行者。博主将会定期或不定期分享PADS,Allegro设计技巧和经验。

Allegro provides a good and interactive working interface and powerful functions, and its front-end products Cadence, OrCAD, Capture, the combination of high-speed, high-density, multi-layer complex PCB design routing provides the most perfect solution.

Allegro has perfect Constraint Settings, users only need to set the wiring rules according to the requirements, and the design requirements of the wiring can be achieved without violating the DRC when routing, thus saving the tedious manual inspection time and improving the work efficiency!

It can also define parameters such as minimum wire-width or wire-length to meet the needs of today's high-speed circuit board wiring.

Constraint Manger provides a simple interface for users to set and view Constraint declarations.

Its combination with Capture allows E.E. electronics engineers to set up regular data when drawing a circuit diagram and bring it with them to the Allegro working environment, where it can be automatically processed and checked when placing parts and wiring. The empirical values of these regular data can be reused for the same nature of the circuit board design.

In addition to the above functions, Allegro's powerful automatic push and stick line and perfect automatic repair line function provide users with great convenience;

The powerful mapping function can provide multiple users to deal with a complex board at the same time, thus greatly improving the work efficiency.

Or use the optional graph cutting function to cut the circuit board into various blocks, so that each block has a full-time person at the same time to design, to achieve the purpose of the same graph design and can shorten the time course.

After renaming, online interchange and modifying logic during routing, users can easily return to Capture wiring diagram, and update the wiring diagram to Allegro after modification.

Users can also click and modify objects between Capture and Allegro.

你可能感兴趣的:(Allegro,PCB设计,硬件工程,pcb工艺,fpga开发)