[HDLBits] Reduction

Create a circuit that will compute a parity bit for a 8-bit byte (which will add a 9th bit to the byte). We will use "even" parity, where the parity bit is just the XOR of all 8 data bits.

module top_module (
    input [7:0] in,
    output parity); 
    assign parity = ^in[7:0];
endmodule

你可能感兴趣的:(HDLBits,fpga,verilog,fpga开发)