[HDLBits] Exams/m2014 q4f

Implement the following circuit:

[HDLBits] Exams/m2014 q4f_第1张图片

module top_module (
    input in1,
    input in2,
    output out);
    assign out = (!in2)&in1;
endmodule

 

你可能感兴趣的:(HDLBits,verilog,fpga开发,fpga)