[BD 41-1629] </zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI> is excluded from all addressable master spaces.

[BD 41-1629] is excluded from all addressable master spaces.

xilinx
[BD 41-1629] </zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI> is excluded from all addressable master spaces._第1张图片

This is not an error; it’s just a (critical) warning. You’re being warned that your master(s) in the PL will not be able to access the OCM. If you don’t need OCM access, you can simply ignore the warning. If you need OCM access, you must map the OCM into the address space(s) of the PL master(s).

你可能感兴趣的:(FPGA,python)