HDLBits-Lfsr32

See Lfsr5 for explanations.

Build a 32-bit Galois LFSR with taps at bit positions 32, 22, 2, and 1.

Module Declaration
module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 32'h1
    output [31:0] q
); 

代码如下:

module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 32'h1
    output [31:0] q
); 
    always @(posedge clk) begin
        if(reset)begin 
            q <= 32'h1;
        end
        else begin 
            q <= {q[0]^1'b0,q[31:23],q[22]^q[0],q[21:3],
                  q[2]^q[0],q[1]^q[0]};
        end
    end
endmodule

关键是对应好相应位置即可

你可能感兴趣的:(FPGA,fpga开发)