[HDLBits] Exams/m2014 q4e

Implement the following circuit:

[HDLBits] Exams/m2014 q4e_第1张图片

module top_module (
    input in1,
    input in2,
    output out);
    assign out=!(in1||in2);
endmodule

 

你可能感兴趣的:(HDLBits,fpga开发,verilog,fpga)