[HDLBits] Exams/m2014 q4g

Implement the following circuit:

[HDLBits] Exams/m2014 q4g_第1张图片

module top_module (
    input in1,
    input in2,
    input in3,
    output out);
    assign out = (!(in1^in2))^in3;
endmodule

 

你可能感兴趣的:(HDLBits,verilog,fpga,fpga开发)