贴上我的板子的44b0init.s程序

我的板子上这个程序好像是为数不多的可以正常运行的初始化程序，其他的在initstacks时候就不行了，保存一下哦

INCLUDE option.s
INCLUDE memcfg.s

;Memory Area
;GCS6 16M 16bit(2MB) DRAM/SDRAM(0xc000000-0xc7fffff)
;APP RAM=0xc000000~0xc1effff
;44BMON RAM=0xc7f0000-0xc7fffff
;STACK =0xc7ffa00

;Interrupt Control
INTPND EQU0x01e00004
INTMOD EQU0x01e00008
INTMSK EQU0x01e0000c
I_ISPR EQU0x01e00020
I_CMST EQU0x01e0001c

;Watchdog timer
WTCON EQU0x01d30000

;Clock Controller
PLLCON EQU0x01d80000
CLKCON EQU0x01d80004
LOCKTIME EQU0x01d8000c

;Memory Controller
REFRESH EQU 0x01c80024

;Pre-defined constants
USERMODE EQU0x10
FIQMODE EQU0x11
IRQMODE EQU0x12
SVCMODE EQU0x13
ABORTMODE EQU0x17
UNDEFMODE EQU0x1b
MODEMASK EQU0x1f
NOINT EQU0xc0

;check if tasm.exe is used.
GBLL THUMBCODE
[ {CONFIG} = 16
THUMBCODE SETL{TRUE}
CODE32
|
THUMBCODE SETL{FALSE}
]

[ THUMBCODE
CODE32 ;for start-up code for Thumb mode
]

MACRO
$HandlerLabel HANDLER $HandleLabel

$HandlerLabel
sub sp,sp,#4 ;decrement sp(to store jump address)
stmfd sp!,{r0} ;PUSH the work register to stack(lr does't push because it return to original address)
ldr r0,=$HandleLabel;load the address of HandleXXX to r0
ldr r0,[r0] ;load the contents(service routine start address) of HandleXXX
str r0,[sp,#4] ;store the contents(ISR) of HandleXXX to stack
ldmfd sp!,{r0,pc} ;POP the work register and pc(jump to ISR)
MEND

IMPORT|Image$$RO$$Limit| ; End of ROM code (=start of ROM data)
IMPORT|Image$$RW$$Base| ; Base of RAM to initialise
IMPORT|Image$$ZI$$Base| ; Base and limit of area
IMPORT|Image$$ZI$$Limit| ; to zero initialise

IMPORT Main ; The main entry of mon program

AREA Init,CODE,READONLY

ENTRY
b ResetHandler ;for debug
b HandlerUndef ;handlerUndef
b HandlerSWI ;SWI interrupt handler
b HandlerPabort ;handlerPAbort
b HandlerDabort ;handlerDAbort
b . ;handlerReserved
;************************************
b HandlerIRQ
b HandlerFIQ
;***IMPORTANT NOTE***
;If the H/W vectored interrutp mode is enabled, The above two instructions should
;be changed like below, to work-around with H/W bug of S3C44B0X interrupt controller.
; b HandlerIRQ -> subs pc,lr,#4
; b HandlerIRQ -> subs pc,lr,#4
;************************************
VECTOR_BRANCH
ldr pc,=HandlerEINT0 ;mGA 硬件中断向量表H/W interrupt vector table
ldr pc,=HandlerEINT1 ;
ldr pc,=HandlerEINT2 ;
ldr pc,=HandlerEINT3 ;
ldr pc,=HandlerEINT4567 ;
ldr pc,=HandlerTICK ;mGA
b .
b .
ldr pc,=HandlerZDMA0 ;mGB
ldr pc,=HandlerZDMA1 ;
ldr pc,=HandlerBDMA0 ;
ldr pc,=HandlerBDMA1 ;
ldr pc,=HandlerWDT ;
ldr pc,=HandlerUERR01 ;mGB
b .
b .
ldr pc,=HandlerTIMER0 ;mGC
ldr pc,=HandlerTIMER1 ;
ldr pc,=HandlerTIMER2 ;
ldr pc,=HandlerTIMER3 ;
ldr pc,=HandlerTIMER4 ;
ldr pc,=HandlerTIMER5 ;mGC
b .
b .
ldr pc,=HandlerURXD0 ;mGD
ldr pc,=HandlerURXD1 ;
ldr pc,=HandlerIIC ;
ldr pc,=HandlerSIO ;
ldr pc,=HandlerUTXD0 ;
ldr pc,=HandlerUTXD1 ;mGD
b .
b .
ldr pc,=HandlerRTC ;mGKA
b . ;
b . ;
b . ;
b . ;
b . ;mGKA
b .
b .
ldr pc,=HandlerADC ;mGKB
b . ;
b . ;
b . ;
b . ;
b . ;mGKB
b .
b .
;0xe0=EnterPWDN
ldr pc,=EnterPWDN

LTORG

HandlerFIQHANDLER HandleFIQ
HandlerIRQHANDLER HandleIRQ
HandlerUndefHANDLER HandleUndef
HandlerSWIHANDLER HandleSWI
HandlerDabortHANDLER HandleDabort
HandlerPabortHANDLER HandlePabort

HandlerADCHANDLER HandleADC
HandlerRTCHANDLER HandleRTC
HandlerUTXD1HANDLER HandleUTXD1
HandlerUTXD0HANDLER HandleUTXD0
HandlerSIOHANDLER HandleSIO
HandlerIICHANDLER HandleIIC
HandlerURXD1HANDLER HandleURXD1
HandlerURXD0HANDLER HandleURXD0
HandlerTIMER5HANDLER HandleTIMER5
HandlerTIMER4HANDLER HandleTIMER4
HandlerTIMER3HANDLER HandleTIMER3
HandlerTIMER2HANDLER HandleTIMER2
HandlerTIMER1HANDLER HandleTIMER1
HandlerTIMER0HANDLER HandleTIMER0
HandlerUERR01HANDLER HandleUERR01
HandlerWDTHANDLER HandleWDT
HandlerBDMA1HANDLER HandleBDMA1
HandlerBDMA0HANDLER HandleBDMA0
HandlerZDMA1HANDLER HandleZDMA1
HandlerZDMA0HANDLER HandleZDMA0
HandlerTICKHANDLER HandleTICK
HandlerEINT4567HANDLER HandleEINT4567
HandlerEINT3HANDLER HandleEINT3
HandlerEINT2HANDLER HandleEINT2
HandlerEINT1HANDLER HandleEINT1
HandlerEINT0HANDLER HandleEINT0

;One of the following two routines can be used for non-vectored interrupt.

IsrIRQ;using I_ISPR register.
sub sp,sp,#4 ;reserved for PC
stmfd sp!,{r8-r9}

;IMPORTANT CAUTION
;if I_ISPC isn't used properly, I_ISPR can be 0 in this routine.

ldr r9,=I_ISPR
ldr r9,[r9]

cmpr9, #0x0;If the IDLE mode work-around is used,
;r9 may be 0 sometimes.
beq%F2

mov r8,#0x0
0
movs r9,r9,lsr #1
bcs %F1
add r8,r8,#4
b %B0

1
ldr r9,=HandleADC
add r9,r9,r8
ldr r9,[r9]
str r9,[sp,#8]
ldmfd sp!,{r8-r9,pc}

2
ldmfdsp!,{r8-r9}
addsp,sp,#4
subspc,lr,#4

;****************************************************
;*START *
;****************************************************
ResetHandler
ldr r0,=WTCON ;watch dog disable
ldr r1,=0x0
str r1,[r0]

ldr r0,=INTMSK
ldr r1,=0x07ffffff ;all interrupt disable
str r1,[r0]

;****************************************************
;*Set clock control registers*
;****************************************************
ldrr0,=LOCKTIME
ldrr1,=800 ; count = t_lock * Fin (t_lock=200us, Fin=4MHz) = 800
strr1,[r0]

[ PLLONSTART
ldrr0,=PLLCON;temporary setting of PLL
ldrr1,=((0xe8<<12)+(0x4<<4)+0x2);Fin=4MHz,Fvco=160Mhz,Fout=40MHz,m/p/s=0x48/0/0x2
strr1,[r0]
]

ldr r0,=CLKCON
ldr r1,=0x7ff8 ;All unit block CLK enable
str r1,[r0]

;****************************************************
;*Set memory control registers*
;****************************************************
ldr r0,=SMRDATA
ldmia r0,{r1-r13}
ldr r0,=0x01c80000 ;BWSCON Address
stmia r0,{r1-r13}

;****************************************************
;*Initialize stacks*
;****************************************************
ldr sp, =SVCStack;Why?
bl InitStacks

;****************************************************
;*Setup IRQ handler*
;****************************************************
ldr r0,=HandleIRQ;This routine is needed
ldr r1,=IsrIRQ;if there isn't 'subs pc,lr,#4' at 0x18, 0x1c
str r1,[r0]

;********************************************************
;*Copy and paste RW data/zero initialized data *
;********************************************************
LDR r0, =|Image$$RO$$Limit|; Get pointer to ROM data
LDR r1, =|Image$$RW$$Base|; and RAM copy
LDR r3, =|Image$$ZI$$Base|
;Zero init base => top of initialised data

CMP r0, r1 ; Check that they are different
BEQ %F1
0
CMP r1, r3 ; Copy init data
LDRCC r2, [r0], #4 ;--> LDRCC r2, [r0] + ADD r0, r0, #4
STRCC r2, [r1], #4 ;--> STRCC r2, [r1] + ADD r1, r1, #4
BCC %B0
1
LDR r1, =|Image$$ZI$$Limit| ; Top of zero init segment
MOV r2, #0
2
CMP r3, r1 ; Zero init
STRCC r2, [r3], #4
BCC %B2

[ :LNOT:THUMBCODE
BLMain ;Don't use main() because ......
B.
]

[ THUMBCODE ;for start-up code for Thumb mode
orr lr,pc,#1
bx lr
CODE16
bl Main ;Don't use main() because ......
b .
CODE32
]

;****************************************************
;*The function for initializing stack *
;****************************************************
InitStacks
;Don't use DRAM,such as stmfd,ldmfd......
;SVCstack is initialized before
;Under toolkit ver 2.50, 'msr cpsr,r1' can be used instead of 'msr cpsr_cxsf,r1'

mrs r0,cpsr
bic r0,r0,#MODEMASK
orr r1,r0,#UNDEFMODE|NOINT
msr cpsr_cxsf,r1;UndefMode
ldr sp,=UndefStack

orr r1,r0,#ABORTMODE|NOINT
msr cpsr_cxsf,r1 ;AbortMode
ldr sp,=AbortStack

orr r1,r0,#IRQMODE|NOINT
msr cpsr_cxsf,r1 ;IRQMode
ldr sp,=IRQStack

orr r1,r0,#FIQMODE|NOINT
msr cpsr_cxsf,r1 ;FIQMode
ldr sp,=FIQStack

bic r0,r0,#MODEMASK|NOINT
orr r1,r0,#SVCMODE
msr cpsr_cxsf,r1 ;SVCMode
ldr sp,=SVCStack

;USER mode is not initialized.
mov pc,lr ;The LR register may be not valid for the mode changes.

;****************************************************
;*The function for entering power down mode *
;****************************************************
;void EnterPWDN(int CLKCON);
EnterPWDN
mov r2,r0 ;r0=CLKCON
ldr r0,=REFRESH
ldr r3,[r0]
mov r1, r3
orr r1, r1, #0x400000 ;self-refresh enable
str r1, [r0]

nop ;Wait until self-refresh is issued. May not be needed.
nop ;If the other bus master holds the bus, ...
nop ; mov r0, r0
nop
nop
nop
nop

;enter POWERDN mode
ldr r0,=CLKCON
str r2,[r0]

;wait until enter SL_IDLE,STOP mode and until wake-up
mov r0,#0xff
0 subs r0,r0,#1
bne %B0

;exit from DRAM/SDRAM self refresh mode.
ldr r0,=REFRESH
str r3,[r0]
mov pc,lr

LTORG

SMRDATA DATA
;*****************************************************************
;* Memory configuration has to be optimized for best performance *
;* The following parameter is not optimized. *
;*****************************************************************

;*** memory access cycle parameter strategy ***
; 1) Even FP-DRAM, EDO setting has more late fetch point by half-clock
; 2) The memory settings,here, are made the safe parameters even at 66Mhz.
; 3) FP-DRAM Parameters:tRCD=3 for tRAC, tcas=2 for pad delay, tcp=2 for bus load.
; 4) DRAM refresh rate is for 40Mhz.

[ BUSWIDTH=16
;DCD 0x11111110;Bank0=OM[1:0], Bank1~Bank7=16bit
DCD 0x11110000;Bank0=OM[1:0]
; |||||||- Bank1=8bit Sram
; |||||--- Bank2=8bit Flash
; ||||---- Bank3=8bit USB
; |||----- Bank4=16bit IDE
; -------- Bank5~7=16bit
;
| ;BUSWIDTH=32
DCD 0x22222220;Bank0=OM[1:0], Bank1~Bank7=32bit
]
DCD ((B0_Tacs<<13)+(B0_Tcos<<11)+(B0_Tacc<<8)+(B0_Tcoh<<6)+(B0_Tah<<4)+(B0_Tacp<<2)+(B0_PMC));GCS0
DCD ((B1_Tacs<<13)+(B1_Tcos<<11)+(B1_Tacc<<8)+(B1_Tcoh<<6)+(B1_Tah<<4)+(B1_Tacp<<2)+(B1_PMC));GCS1
DCD ((B2_Tacs<<13)+(B2_Tcos<<11)+(B2_Tacc<<8)+(B2_Tcoh<<6)+(B2_Tah<<4)+(B2_Tacp<<2)+(B2_PMC));GCS2
DCD ((B3_Tacs<<13)+(B3_Tcos<<11)+(B3_Tacc<<8)+(B3_Tcoh<<6)+(B3_Tah<<4)+(B3_Tacp<<2)+(B3_PMC));GCS3
DCD ((B4_Tacs<<13)+(B4_Tcos<<11)+(B4_Tacc<<8)+(B4_Tcoh<<6)+(B4_Tah<<4)+(B4_Tacp<<2)+(B4_PMC));GCS4
DCD ((B5_Tacs<<13)+(B5_Tcos<<11)+(B5_Tacc<<8)+(B5_Tcoh<<6)+(B5_Tah<<4)+(B5_Tacp<<2)+(B5_PMC));GCS5
[ BDRAMTYPE="DRAM"
DCD ((B6_MT<<15)+(B6_Trcd<<4)+(B6_Tcas<<3)+(B6_Tcp<<2)+(B6_CAN));GCS6 check the MT value in parameter.a
DCD ((B7_MT<<15)+(B7_Trcd<<4)+(B7_Tcas<<3)+(B7_Tcp<<2)+(B7_CAN));GCS7
| ;"SDRAM"
DCD ((B6_MT<<15)+(B6_Trcd<<2)+(B6_SCAN));GCS6
DCD ((B7_MT<<15)+(B7_Trcd<<2)+(B7_SCAN));GCS7
]
DCD ((REFEN<<23)+(TREFMD<<22)+(Trp<<20)+(Trc<<18)+(Tchr<<16)+REFCNT);REFRESH RFEN=1, TREFMD=0, trp=3clk, trc=5clk, tchr=3clk,count=1019
DCD 0x10;SCLK power mode, BANKSIZE 32M/32M
DCD 0x20;MRSR6 CL=2clk
DCD 0x20;MRSR7

ALIGN

AREA RamData, DATA, READWRITE

^(_ISR_STARTADDRESS-0x500)

UserStack#256;c1(c7)ffa00
SVCStack#256;c1(c7)ffb00
UndefStack#256;c1(c7)ffc00
AbortStack#256;c1(c7)ffd00
IRQStack#256;c1(c7)ffe00
FIQStack#0;c1(c7)fff00

^_ISR_STARTADDRESS
HandleReset#4
HandleUndef#4
HandleSWI#4
HandlePabort#4
HandleDabort#4
HandleReserved#4
HandleIRQ#4
HandleFIQ#4

;Don't use the label 'IntVectorTable',
;because armasm.exe cann't recognize this label correctly.
;the value is different with an address you think it may be.
;IntVectorTable
HandleADC#4
HandleRTC#4
HandleUTXD1#4
HandleUTXD0#4
HandleSIO#4
HandleIIC#4
HandleURXD1#4
HandleURXD0#4
HandleTIMER5#4
HandleTIMER4#4
HandleTIMER3#4
HandleTIMER2#4
HandleTIMER1#4
HandleTIMER0#4
HandleUERR01#4
HandleWDT#4
HandleBDMA1#4
HandleBDMA0#4
HandleZDMA1#4
HandleZDMA0#4
HandleTICK#4
HandleEINT4567#4
HandleEINT3#4
HandleEINT2#4
HandleEINT1#4
HandleEINT0#4 ;0xc1(c7)fff84

END

再贴上option.s程序

;**********OPTIONS*******************************
;_RAM_STARTADDRESS EQU 0xc100000
_ISR_STARTADDRESS EQU 0xc7fff00 ;GCS6:64M DRAM/SDRAM
;_ISR_STARTADDRESS EQU 0xc1fff00 ;GCS6:16M DRAM

;BUSWIDTH; 16,32
GBLA BUSWIDTH
BUSWIDTHSETA 16

;"DRAM","SDRAM"
GBLS BDRAMTYPE
BDRAMTYPESETS "SDRAM"

;This value has to be TRUE on ROM program.
;This value has to be FALSE in RAM program.
GBLL PLLONSTART
PLLONSTART SETL {TRUE}

GBLAPLLCLK
PLLCLKSETA40000000

[PLLCLK = 40000000
M_DIVEQU0x48;Fin=10MHz Fout=40MHz
P_DIVEQU0x3
S_DIVEQU0x2
]

[PLLCLK = 50000000
M_DIVEQU0x2a;Fin=10MHz Fout=50MHz
P_DIVEQU0x3
S_DIVEQU0x1
]

[PLLCLK = 60000000
M_DIVEQU0x34;Fin=10MHz Fout=60MHz
P_DIVEQU0x3
S_DIVEQU0x1
]

[PLLCLK = 66000000
M_DIVEQU0x3a;Fin=10MHz Fout=66MHz
P_DIVEQU0x3
S_DIVEQU0x1
]

[PLLCLK = 75000000
M_DIVEQU0x43;Fin=10MHz Fout=75MHz
P_DIVEQU0x3
S_DIVEQU0x1
]
;************************************************
END

再贴上memcfg.s

;**********MEMORY CONTROL PARAMETERS*******************************
;When MCLK=66MHz,1clk=0.0152us=15.2ns
;Bank 0 parameter for Monitor Flash Rom
GBLS BDRAMTYPE
BDRAMTYPESETS "SDRAM"
B0_TacsEQU0x0;0clk
B0_TcosEQU0x0;0clk
B0_TaccEQU0x6;10clk
B0_TcohEQU0x0;0clk
B0_TahEQU0x0;0clk
B0_TacpEQU0x0;0clk
B0_PMCEQU0x0;normal(1data)

;Bank 1 parameter for USB PDIUSBD12(待定)
B1_TacsEQU0x3;4clk
B1_TcosEQU0x3;4clk
B1_TaccEQU0x7;14clk
B1_TcohEQU0x3;4clk
B1_TahEQU0x3;4clk
B1_TacpEQU0x3;6clk
B1_PMCEQU0x0;normal(1data)

;Bank 2 parameter for IDE
B2_TacsEQU0x3;4clk
B2_TcosEQU0x4;4clk
B2_TaccEQU0x6;12clk
B2_TcohEQU0x3;4clk
B2_TahEQU0x3;4clk
B2_TacpEQU0x3;6clk
B2_PMCEQU0x0;normal(1data)

;Bank 3 parameter for NET RTL8019AS
B3_TacsEQU0x3;(Address set-up before nGCSn)
B3_TcosEQU0x3;(Chip selection set-up nOE)
B3_TaccEQU0x7;14clk(Access cycle)
B3_TcohEQU0x3;(Chip selection hold on nOE)
B3_TahEQU0x3;(Address holding time after nGCSn)
B3_TacpEQU0x3;(Page mode access cycle @ Page mode)
B3_PMCEQU0x0;normal(1data)

;Bank 4 parameter
B4_TacsEQU0x3;4clk
B4_TcosEQU0x3;4clk
B4_TaccEQU0x7;14clk
B4_TcohEQU0x3;4clk
B4_TahEQU0x3;4clk
B4_TacpEQU0x3;6clk
B4_PMCEQU0x0;normal(1data)

;Bank 5 parameter
B5_TacsEQU0x3;4clk
B5_TcosEQU0x3;4clk
B5_TaccEQU0x7;14clk
B5_TcohEQU0x3;4clk
B5_TahEQU0x3;4clk
B5_TacpEQU0x3;6clk
B5_PMCEQU0x0;normal(1data)

;Bank 6(if SROM) parameter
;B6_TacsEQU0x3;4clk
;B6_TcosEQU0x3;4clk
;B6_TaccEQU0x7;14clk
;B6_TcohEQU0x3;4clk
;B6_TahEQU0x3;4clk
;B6_TacpEQU0x3;6clk
;B6_PMCEQU0x0;normal(1data)

;Bank 7(if SROM) parameter
;B7_TacsEQU0x3;4clk
;B7_TcosEQU0x3;4clk
;B7_TaccEQU0x7;14clk
;B7_TcohEQU0x3;4clk
;B7_TahEQU0x3;4clk
;B7_TacpEQU0x3;6clk
;B7_PMCEQU0x0;normal(1data)

;Bank 6 parameter
[ BDRAMTYPE="DRAM";MT=01(FP DRAM) or 10(EDO DRAM)
B6_MTEQU0x2;EDO DRAM
B6_TrcdEQU0x1;2clk
B6_TcasEQU0x1;2clk
B6_TcpEQU0x1;2clk
B6_CANEQU0x2;10bit
| ;"SDRAM";MT=11(SDRAM)
B6_MTEQU0x3;SDRAM
B6_TrcdEQU0x0;2clk
B6_SCANEQU0x0;8bit
]

;Bank 7 parameter
[ BDRAMTYPE="DRAM";MT=01(FP DRAM) or 10(EDO DRAM)
B7_MTEQU0x2;EDO DRAM
B7_TrcdEQU0x1;2clk
B7_TcasEQU0x1;2clk
B7_TcpEQU0x1;2clk
B7_CANEQU0x2;10bit
| ;"SDRAM";MT=11(SDRAM)
B7_MTEQU0x3;SDRAM
B7_TrcdEQU0x0;2clk
B7_SCANEQU0x0;8bit
]

;REFRESH parameter
REFENEQU0x1;Refresh enable
TREFMDEQU0x0;CBR(CAS before RAS)/Auto refresh
TrpEQU0x2;2clk 0x1;3clk --zq
TrcEQU0x1;5clk
TchrEQU0x2;3clk
REFCNTEQU1425 ;1019;period=15.6us, MCLK=40Mhz
;************************************************
END