Multi-processor having shared memory, private cache memories, and invalidate queues having valid bits and flush bits for serializing transactions
often implemented using a common system bus as the communication mechanism between CPU, memory, and I/O adapters