代写DGUT-Cnam Courses作业、代写Java编程语言作业、代做Java语言作业、代做System Design作业代写Python编程|帮做C/C

DGUT-Cnam Courses: Computer System Design & Analysis – Java ProgrammingComputer System Design & AnalysisJava ProgrammingThis project is common to both courses Computer System Design & Analysis and Java Programming.It has to be realized by the same groups of two students than for project 1. This document describesthe expected work, the deadline, and the conditions to hand in your work.The project is due on July, 5th.The aim of the project is to write a simulator of a MIPS processor. You will have to reuse the bitsvector structure of your Project 1 as well as conversion functions.This project is divided in 5 parts:1. Register emulation2. Register banks emulation3. Multiplexer emulation4. ALU emulation5. Processor emulationPart 1 RegistersA 16 bits register allow to store a binary word of 16 bits. It is composed of 16 registers of 1 bit. The 1bit register is the elementary memory unit.(b) a 16 bit registerFigure 1: Registers representationA 1 bit register has three inputs:– a 1 bit data input Din– a 1 bit write enable signal WE– a 1 bit clock signal CKand a 1 bit data output.The data output Dout displays the value stored in the register’s memory.– When WE = 1, on CK raising edge, the register store the value of Din in it’s memory and updateit’s output accordingly– In any other conditions (WE = 0 or not CK raising edge instant), the register ignores Din values anddisplays the value which is memorized1/4 ES/ST - 2019DGUT-Cnam Courses: Computer System Design & Analysis – Java ProgrammingQuestion 1: Create a Java class which correspond to a 1 bit register specification.Question 2: Create a Java class which implement a 16 bits registers using the 1 bit register class.Question 3: propose a UML class diagram of the classes you created.Remark: A 16 bits register is 16 1 bit registers which have the WE and CK in common (figure 1b).Therefore, you may also create somes classes to represent the clock signal CK and the WE signal, so thatall the 16 1 bit registers share the same object CK and the same object WERemark 2: The clock does not appear in the remaining of this document, but it is an implicit inputof all registers.Part 2 Register BankFigure 2: a register bankA register bank is a collection of n registers. Each register in the registerbank is designated by its rank number (form 0 to n ? 1).The register bank supports two operations: writing in a register,reading from two registers.The register bank takes as input two register numbers outA andoutB for reading, a register number, in, that designates the registerthat is written, a writing enable flag W E and the value of Rin. Theoutput are the values of registers RA and RB.Question 1: Implement a register bank of sixteen 16bits registersusing register implementation from part Part 1. If your solutioninvolves more than one Java class, give the corresponding UML class diagram.Part 3 MultiplexerFigure 3: a 16 entries multiplexerA multiplexer select a value between its multiple inputs: A n inputsmultiplexer has n + 1 inputs:– n input values i0 to in?1– a selector s which select one value out of the n inputs and displayit on its output oEach input values are on 16 bits.Question 1: implement a n inputs multiplexer. Each input are on16 bits. Give the corresponding UML class diagram.Part 4 ALU EmulationAn Arithmetic and Logical Unit compute arithmetic and logical operationson its inputs.The ALU posses 3 inputs:– 2 operands A and B on 16 bits– a command cmd on 3 bits (could be extended if needed)2/4 ES/ST - 2019DGUT-Cnam Courses: Computer System Design & Analysis – Java ProgrammingFigure 4: an ALUAnd 4 outputs:– O: result of the operation– Z: zero flag, which is 1 when the result if zero, and 0 otherwise– OV F: overflow flag, which is 1 on overflow, 0 otherwise– C: carryout flag, which is 1 on carry on the most significant bits,0 otherwiseThe ALU should provide, at least, the following operations:– Unsigned addition– Signed addition– Logical Shift to the right– Logical Shift to the leftQuestion 1: give an encoding of each operation for the cmd input.Question 2: Implement the ALU.Remark : You are asked to use inheritance to implement the ALU. For instance you may create a classrepresenting an operation and extend it by creating subclasses for each concrete operation (additionsand shifts).Part 5 Processor EmulationQuestion 1: By using components made in previous part, implement a processor corresponding to thefollowing architecture. All values should be stored using the bit vector representation of the project 1.Give the corresponding UML class diagram.SelA SelB cmdSeliFigure 5: Processor ArchitectureThe processor has 9 inputs:– Rs, Rt and Rd: specify the source register, the transfer register and the destination register– Imm: the immediate value– W E: write enable, enable writing in destination register3/4 ES/ST - 2019DGUT-Cnam Courses: Computer System Design & Analysis – Java Programming– Seli: select the input value of the bank register– SelA and SelB: select the inputs value of the ALU– cmd: specify the operation computed by the ALUand 2 outputs: the result of the ALU and status which is the set of flags of the ALU.Question 2: Write a small program (a Main class) which allows to test this processor4/4 ES/ST - 2019本团队核心人员组成主要包括BAT一线工程师，精通德英语！我们主要业务范围是代做编程大作业、课程设计等等。我们的方向领域：window编程 数值算法 AI人工智能 金融统计 计量分析 大数据 网络编程 WEB编程 通讯编程 游戏编程多媒体linux 外挂编程 程序API图像处理 嵌入式/单片机 数据库编程 控制台 进程与线程 网络安全 汇编语言 硬件编程 软件设计 工程标准规等。其中代写编程、代写程序、代写留学生程序作业语言或工具包括但不限于以下范围:C/C++/C#代写Java代写IT代写Python代写辅导编程作业Matlab代写Haskell代写Processing代写Linux环境搭建Rust代写Data Structure Assginment 数据结构代写MIPS代写Machine Learning 作业 代写Oracle/SQL/PostgreSQL/Pig 数据库代写/代做/辅导Web开发、网站开发、网站作业ASP.NET网站开发Finance Insurace Statistics统计、回归、迭代Prolog代写Computer Computational method代做因为专业，所以值得信赖。如有需要，请加QQ：99515681 或邮箱：[email protected] 微信：codehelp QQ：99515681 或邮箱：[email protected] 微信：codehelp