[HDLBtis] Count1to10

Make a decade counter that counts 1 through 10, inclusive. The reset input is synchronous, and should reset the counter to 1.

module top_module (
    input clk,
    input reset,
    output [3:0] q);
	always@(posedge clk) begin
        if(reset)
            q<=4'b1;
        else if(q<10)
            q<=q+1;
        else
            q<=4'b1;
    end
endmodule

你可能感兴趣的:(HDLBits,fpga开发,verilog,fpga)