[HDLBIts] Exams/m2014 q4j

Implement the following circuit:

[HDLBIts] Exams/m2014 q4j_第1张图片

("FA" is a full adder)

module top_module (
    input [3:0] x,
    input [3:0] y, 
    output [4:0] sum);
	assign sum=x+y;
endmodule

你可能感兴趣的:(HDLBits,verilog,fpga,fpga开发)