Allegro如何快速查看差分对是否等长的方法
在用Allegro进行PCB设计时，用快速查看差分对是否等长的方法，可以提高效率。
那如何操作呢？具体操作方法如下：
（1）选择菜单栏Route
选择Timing Vision（时序视图）
然后在Options选项卡Timing Mode选择DRC Phase
Find选项卡选择Nets
然后框选整板的网络，这时差分对网络太长或太短的网络就会分别以红色和黄色标示出来。
红色表示短于差分对的限定值，黄色表示大于差分对的限定值。然后根据提示对差分对进行等长就可以了。
（2）解除查看
还是选择菜单栏Route→Timing Vision（时序视图）
然后Options选项卡Timing Mode还是选择DRC Phase
然后点击Clear Selections（清除选择）
或者在PCB工作区鼠标右击，选择Disband（解散）
解散后就不会显示过长过短的差分对提示。显示如下所示
博主专注职场硬件设计，如果文章对你有帮助，请关注，点赞，收藏。成长路上有前行者。博主将会定期或不定期分享PADS，Allegro设计技巧和经验。
Allegro provides a good and interactive working interface and powerful functions, and its front-end products Cadence, OrCAD, Capture, the combination of high-speed, high-density, multi-layer complex PCB design routing provides the most perfect solution.
Allegro has perfect Constraint Settings, users only need to set the wiring rules according to the requirements, and the design requirements of the wiring can be achieved without violating the DRC when routing, thus saving the tedious manual inspection time and improving the work efficiency!
It can also define parameters such as minimum wire-width or wire-length to meet the needs of today's high-speed circuit board wiring.
Constraint Manger provides a simple interface for users to set and view Constraint declarations.
Its combination with Capture allows E.E. electronics engineers to set up regular data when drawing a circuit diagram and bring it with them to the Allegro working environment, where it can be automatically processed and checked when placing parts and wiring. The empirical values of these regular data can be reused for the same nature of the circuit board design.
In addition to the above functions, Allegro's powerful automatic push and stick line and perfect automatic repair line function provide users with great convenience; The powerful mapping function can provide multiple users to deal with a complex board at the same time, thus greatly improving the work efficiency.
Or use the optional graph cutting function to cut the circuit board into various blocks, so that each block has a full-time person at the same time to design, to achieve the purpose of the same graph design and can shorten the time course.
After renaming, online interchange and modifying logic during routing, users can easily return to Capture wiring diagram, and update the wiring diagram to Allegro after modification.
Users can also click and modify objects between Capture and Allegro.