Circuits--Sequential Logic--Finite State Machines--Fsm2s

网址:https://hdlbits.01xz.net/wiki/Fsm2s

module top_module(
    input clk,
    input reset,    // Synchronous reset to OFF
    input j,
    input k,
    output out); //  

    parameter OFF=1'b0;
    parameter ON =1'b1; 
    reg state, next_state;

    always 

你可能感兴趣的:(HDLbits,fpga,verilog)