QUARTUS II常见错误剖析1

1.rror (10257): Verilog HDL error at dp4inNpa.v(13): unsized constants are not allowed in concatenations

解决方法:拼接语句a_fout = {0,exp_a_out,temp_a_out,12'd0};其中0应标注位宽,编辑器不会默认为1位,应为a_fout = {1'b0,exp_a_out,temp_a_out,12'd0};

2.Error (10053): Verilog HDL error at dp4inNpa.v(12): can't index object "a" with zero packed or unpacked array dimensions

解决方法:错:input a; 对:input[12:0] a;

3.Error: Net "acc[12]", which fans out to "accumulate:inst4|acc[12]", cannot be assigned more than one value

4.Error: Net is fed by "time_get_sub:inst3|acc[12]"

5.Error: Net is fed by "sample_en:inst6|acc_out[12]"

解决方法:输入的某些引脚同时给了两个值,大概不是重复定义管脚就是重复赋值了。

6.Error: Top-level design entity "delta_t" is undefined

解决方法:将.v文件名和module的名称改为一致

7.Error: Inconsistent dimensions for element "tR"

解决方法:"tR"在传递过程中可能丢失了"[12..0]"

你可能感兴趣的:(FPGA,verilog)