modelsim仿真错误

1,** Error: E:\Quartus\Project\top_down_led\led\sim\led_flow.v(20): near "EOF": syntax error, unexpected end of source code

译为“EOF”附近:语法错误,源代码意外结束。加endmodule后OK。

2.Error: Top-level design entity "test" is undefined
原因:顶层模块的module名没有和工程名同名

解决方法:把顶层模块 module名改成和工程名同名

3.# ** Error: E:/Quartus/Project/fifo/sim/fifo.v(30): (vopt-2133) Instantiating 'wr_fifo' has exceeded the recursion depth limit of 200.

# ** Error: E:/Quartus/Project/fifo/sim/fifo.v(39): (vopt-2133) Instantiating 'rd_fifo' has exceeded the recursion depth limit of 200.

# ** Error: E:/Quartus/Project/fifo/sim/fifo.v(56): (vopt-2133) Instantiating 'fifo_inst' has exceeded the recursion depth limit of 200.

原因:实例化时模块模块名不对,程序中fifo fifo_inst 但由于实际上生成fifo时模块名为my_fifo,改为my_fifo my_fifo_inst后仿真正常

你可能感兴趣的:(FPGA)