单核香山处理器memory list,总计2789K比特

nanhu-clockdiv2@XiangShan make verilog NUM_CORES=1。

跑了一天一夜终于出结果了,仔细检视了一下处理器memory list,总计2789k比特。包括single-port SRAM(1RW)和two-port SRAM(1R1W)

---------------------------------------------------------------------------------------
13k    name array_ext depth 128 width 104 ports mrw mask_gran 26
128k    name array_0_ext depth 128 width 1024 ports mrw mask_gran 512
160k    name array_1_ext depth 512 width 320 ports mrw mask_gran 80
4k    name array_2_ext depth 256 width 16 ports mrw mask_gran 1
6k    name array_3_ext depth 256 width 24 ports mrw mask_gran 12
8k    name array_4_ext depth 2048 width 4 ports mwrite,read mask_gran 2
6k    name array_5_ext depth 256 width 24 ports mwrite,read mask_gran 6
6.25k    name array_6_ext depth 128 width 50 ports rw
12.5k    name array_7_ext depth 128 width 100 ports mrw mask_gran 50
14.75k    name array_8_ext depth 64 width 236 ports write,read
16k    name array_9_ext depth 64 width 256 ports write,read
16.125k    name array_10_ext depth 32 width 516 ports mrw mask_gran 258
164.5k    name array_11_ext depth 128 width 1316 ports mrw mask_gran 329
16k    name array_12_ext depth 256 width 64 ports rw
24k    name array_13_ext depth 256 width 96 ports mrw mask_gran 24
4.625k    name array_14_ext depth 32 width 148 ports mrw mask_gran 74
3.25k    name array_15_ext depth 256 width 13 ports rw
256k    name array_16_ext depth 4096 width 64 ports rw
24k    name array_17_ext depth 512 width 48 ports mrw mask_gran 8
63k    name array_18_ext depth 512 width 126 ports mrw mask_gran 21
64k    name array_19_ext depth 1024 width 64 ports mrw mask_gran 8
160k    name array_20_ext depth 1024 width 160 ports mrw mask_gran 20
7k    name array_21_ext depth 1024 width 7 ports rw
512k    name array_22_ext depth 8192 width 64 ports rw
32k    name array_23_ext depth 2048 width 16 ports mrw mask_gran 2
304k    name array_24_ext depth 2048 width 152 ports mrw mask_gran 19
160k    name array_25_ext depth 4096 width 40 ports mrw mask_gran 5
576k    name array_26_ext depth 4096 width 144 ports mrw mask_gran 18
28k    name array_27_ext depth 4096 width 7 ports rw
---------------------------------------------------------------------------------------
Total: 2789*1024bit  memory

你可能感兴趣的:(chisel,verilog,riscv,xiangshan,chisel)