PL和Memory总线AXI、DDR、OCM理论带宽

Table 22-2 and Table 22-3 provide a basic introduction of relative performance capabilities between
various programmable interfaces, DMA, and memory controllers. The bandwidth are calculated as
the interface width multiplied by a typical clock rate, not including any protocol overhead.

PL和Memory总线AXI、DDR、OCM理论带宽_第1张图片

PL和Memory总线AXI、DDR、OCM理论带宽_第2张图片PL和Memory总线AXI、DDR、OCM理论带宽_第3张图片

你可能感兴趣的:(Bandwidth,R+W,BW)