Circuits--Sequential Logic--Finite State Machines--Lemmings4

网址:https://hdlbits.01xz.net/wiki/Lemmings4

module top_module(
    input clk,
    input areset,    // Freshly brainwashed Lemmings walk left.
    input bump_left,
    input bump_right,
    input ground,
    input dig,
    output walk_left,
    output walk_right,
    output aaah,
    output digging); 
    
    parameter	[4

你可能感兴趣的:(HDLbits,verilog,fpga)