Circuits--Sequential Logic--Finite State Machines--Fsm3

网址:https://hdlbits.01xz.net/wiki/Fsm3

module top_module(
    input clk,
    input in,
    input areset,
    output out); //

    // State transition logic

    // State flip-flops with asynchronous reset

    // Output logic
    
    parameter A=0, B=1, C=

你可能感兴趣的:(HDLbits,fpga,verilog)