LTSSM


Link Training States: Detect---Polling---Configuration

Link Re-Training State: Recovery

Power Mngt States: L0--L2

Active Power Mngt States:  L1---L0s

Other States: Disabled---- External Loop back(these 2 from Configuration or Recovery)--Hot Reset(from Recovery)

Link Training states:

Detect => Polling => Configuration => L0

Link Re-Training states:

L0(Link meet error and it's broken)--- Recovery state---L0 or broken

L1/L2---Recovery---L0

Active Power Management states:

L0----L0s/L1(L1.1/2)

Device goes to D1, D2, D3Hot/Cold-----Link goes to L1 or L2.

Configuration/Recovery---Disable state/Loopback state

Recovery state---Hot Reset---Detect

Detect:

Detects the presence or absence of a device connected at the far end of the Link.

• Polling: The following conditions are established during the Polling state:

- Bit Lock.

- Symbol Lock.

- Lane Polarity.

- Lane Data Rate.

Compliance testing occurs in this state

Transmits TS1 and TS2 Ordered-Sets and responds to received TS1 and TS2 Ordered-Sets.

Higher bit rate support is advertised via the exchange of TS1 and TS2 Ordered-Sets with the Rate ID field = the highest supported rate.

• Configuration:

- Link width.

- Link Number.

- Lane reversal.

- Polarity inversion (if necessary).

- Lane-to-Lane de-skew is performed.

Both transmitter and receiver are communicating at the negotiated data rate.

Disable and Loopback states can be entered.

The number of FTS Ordered-Sets required to transition from the L0s state to the L0 state is established.

• L0:

This is the normal, fully active state of a Link during which TLPs, DLLPs and PLPs can be transmitted and received.

Recovery:

Bit Lock and Symbol Lock are re-established in a manner similar to that used in the Polling state. However, the time to transition through this state is much shorter than having to go through the Polling state and then transitioning to the L0 state.

Lane-to-Lane de-skew is performed.

The number of FTS Ordered-Sets required to transition from the L0s state to the L0 state is re-established.

• L0s:

It takes a very short time (in the order of 50ns) to transit from the L0s state back to the L0 state (because the LTSSM does not have to go through the Recovery state).

This state is entered after a transmitter sends and the remote receiver receives Electrical Idle Ordered-Sets while in the L0 state.

Exit from the L0s state to the L0 state involves sending and receiving FTS Ordered-Sets.

When transitioning from L0s exit to L0, Lane-to-Lane de-skew must be performed, and Bit and Symbol Lock must be re-established.

• L1:

This is an even lower power state than L0s.

L1 exit latency (via Recovery) is longer compared to L0s exit latency.

Entry into L1 can occur in one of two ways:

- The first is automatic and does not involve higher-level software. A device with no scheduled TLPs or DLLPs to transmit can automatically place its Link in the L1 state after first being in the L0 state (while the device remains in the D0 power state).

- The second is as a result of commands received from the power management software placing a device into a lower power device state (D1, D2, or D3Hot). The device automatically places its Link in the L1 state.

• L2:

This is the lowest power state.

Most of the transmitter and receiver logic is powered down (with the exception of the receiver termination, which must be powered for the receiver to be in a low impedance state).

Main power and the clock are not guaranteed, though Vaux power is available.

When Beacon support is required by the associated system or form factor specification, an upstream port that supports this wakeup capability must be able to send the Beacon signal and a downstream port must be able to detect the Beacon signal.

Beacon signaling or the WAKE# signal is used by a device in the D3Cold state to trigger a system wakeup event (i.e., a request for main power supply re-activation).

• L3:

Another power state defined by the specification is the L3 state, but this state does not relate to the LTSSM states.

The L3 Link state is the full-off state where the Vaux power signal is not available.

A device in L3 cannot trigger a wakeup event unless power is re-applied to the device through some other mechanism.

• Loopback:

This state is used as a test and fault isolation state.

Only entry and exit of this state is specified. The details of what occurs in this state are unspecified.

Testing can occur on a per Lane basis or on the entire configured Link.

The Loopback Master device sends TS1 Ordered-Sets to the Loopback Slave with the Loopback bit set in the TS1 Training Control field.

The Loopback Slave enters Loopback when it receives two consecutive TS1 Ordered-Sets with the Loopback bit set. How the Loopback Master enters into the Loopback state is device specific. Once in the Loopback state, the Master can send any pattern of symbols, as long as the 8b/10b encoding rules are followed.

• Disable: This state allows a configured Link to be disabled (e.g., due to a surprise removal of the remote device).

In this state, the transmitter driver is in the electrical high impedance state and the receiver is enabled and in the low impedance state.

Software commands a device to enter the Disable state by setting the Disable bit in the Link Control register.

The device then transmits 16 TS1 Ordered-Sets with the Disable Link bit set in the TS1 Training Control field.

A connected receiver is Disabled when it receives TS1 Ordered-Sets with the Disable Link bit set.

• Hot Reset: This state is entered when directed to do so by a device's higher layer, or when a device receives two, consecutive TS1 Ordered-Sets with the Hot Reset bit set in the TS1 Training Control field.

你可能感兴趣的:(LTSSM)