Circuits--Sequential Logic--Shift Registers--Lfsr32

网址:https://hdlbits.01xz.net/wiki/Lfsr32

module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 32'h1
    output [31:0] q
); 

    reg [31:0] q_next;
    
    always @ (

你可能感兴趣的:(HDLbits,fpga,verilog)