E-COM-NET
首页
在线工具
Layui镜像站
SUI文档
联系我们
推荐频道
Java
PHP
C++
C
C#
Python
Ruby
go语言
Scala
Servlet
Vue
MySQL
NoSQL
Redis
CSS
Oracle
SQL Server
DB2
HBase
Http
HTML5
Spring
Ajax
Jquery
JavaScript
Json
XML
NodeJs
mybatis
Hibernate
算法
设计模式
shell
数据结构
大数据
JS
消息中间件
正则表达式
Tomcat
SQL
Nginx
Shiro
Maven
Linux
HDLBits
HDLBits
—Exams/ece241 2014 q7b
依然是错题整理Froma1000Hzclock,derivea1Hzsignal,calledOneHertz,thatcouldbeusedtodriveanEnablesignalforasetofhour/minute/secondcounterstocreateadigitalwallclock.Sincewewanttheclocktocountoncepersecond,theOneH
柠檬酸～
·
2023-09-13 16:21
其他
【
HDLBits
刷题】Exams/ece241 2013 q7.
AJKflip-flophasthebelowtruthtable.ImplementaJKflip-flopwithonlyaD-typeflip-flopandgates.Note:QoldistheoutputoftheDflip-flopbeforethepositiveclockedge.JKQ00Qold01010111~QoldModuleDeclarationmoduletop_m
李十一11
·
2023-09-13 16:21
Verilog
HDLBits刷题
数字电路
fpga开发
HDLbits
Exams/ece241 2014 q7b
原题目Froma1000Hzclock,derivea1Hzsignal,calledOneHertz,thatcouldbeusedtodriveanEnablesignalforasetofhour/minute/secondcounterstocreateadigitalwallclock.Sincewewanttheclocktocountoncepersecond,theOneHertz
lit_sang
·
2023-09-13 16:50
fpga开发
【
HDLBits
刷题笔记】Exams/ece241 2013 q7
题目正确代码moduletop_module(inputclk,inputj,inputk,outputregQ);always@(posedgeclk)beginQ<=(Q&(~j)&(~k))|((~Q)&j&k)|(j&(~k));//输出方程endendmodule错误代码moduletop_module(inputclk,inputj,inputk,outputregQ);wireD;r
大祭司他哥
·
2023-09-13 16:50
fpga开发
【
HDLBits
刷题笔记】Exams/ece241 2013 q4
【
HDLBits
刷题笔记】Exams/ece2412013q4Alsoincludeanactive-highsynchronousresetthatresetsthestatemachinetoastateequivalenttoifthewaterlevelhadbeenlowforalongtime
大祭司他哥
·
2023-09-13 16:50
fpga开发
[
HDLBits
] Exams/ece241 2013 q7
AJKflip-flophasthebelowtruthtable.ImplementaJKflip-flopwithonlyaD-typeflip-flopandgates.Note:QoldistheoutputoftheDflip-flopbeforethepositiveclockedge.JKQ00Qold01010111~Qoldmoduletop_module(inputclk,in
向盟约宣誓
·
2023-09-13 16:49
HDLBits
fpga开发
fpga
verilog
[
HDLBits
] Dualedge
You'refamiliarwithflip-flopsthataretriggeredonthepositiveedgeoftheclock,ornegativeedgeoftheclock.Adual-edgetriggeredflip-flopistriggeredonbothedgesoftheclock.However,FPGAsdon'thavedual-edgetriggeredfl
向盟约宣誓
·
2023-09-11 18:42
HDLBits
fpga开发
fpga
verilog
[
HDLBits
] Edgecapture
Foreachbitina32-bitvector,capturewhentheinputsignalchangesfrom1inoneclockcycleto0thenext."Capture"meansthattheoutputwillremain1untiltheregisterisreset(synchronousreset).EachoutputbitbehaveslikeaSRflip
向盟约宣誓
·
2023-09-11 18:11
HDLBits
verilog
fpga开发
fpga
【Verilog-
HDLBits
刷题】2022.02.22学习笔记
1、ripple-carryadder：行波进位加法器，别名：逐位进位加法器。半加器：HA，Half-Adder全加器：FA，Full-Adder设计逐位进位加法器时，可以多次实例化全加器模块。见例一。2、generate的结构类型：①可用来构造循环结构，用来多次实例化某个模块；②构造条件generate结构，用来在多个块之间最多选择一个代码块，条件generate结构包含if–generate结
甜筒酱
·
2023-09-10 18:28
学习
fpga开发
verilog
HDLBits
_Verilog学习笔记(to be continued)
HDLBits
_Verilog学习笔记(tobecontinued)文章目录VerilogLanguageProceduresAlwaysblock1练习Alwaysblock2阻塞VS非阻塞赋值语句练习
灰色芍药
·
2023-09-10 18:56
FPGA
学习
fpga开发
[
HDLBits
] Count15
Builda4-bitbinarycounterthatcountsfrom0through15,inclusive,withaperiodof16.Theresetinputissynchronous,andshouldresetthecounterto0.moduletop_module(inputclk,inputreset,//Synchronousactive-highresetoutp
向盟约宣誓
·
2023-09-10 17:47
HDLBits
fpga开发
fpga
verilog
[
HDLBits
] Exams/ece241 2014 q7a
Designa1-12counterwiththefollowinginputsandoutputs:ResetSynchronousactive-highresetthatforcesthecounterto1EnableSethighforthecountertorunClkPositiveedge-triggeredclockinputQ[3:0]Theoutputofthecounterc
向盟约宣誓
·
2023-09-10 13:51
HDLBits
fpga开发
fpga
verilog
[
HDLBits
] Count10
Buildadecadecounterthatcountsfrom0through9,inclusive,withaperiodof10.Theresetinputissynchronous,andshouldresetthecounterto0.moduletop_module(inputclk,inputreset,//Synchronousactive-highresetoutput[3:0
向盟约宣誓
·
2023-09-10 13:21
HDLBits
fpga开发
fpga
verilog
[
HDLBits
] Countslow
Buildadecadecounterthatcountsfrom0through9,inclusive,withaperiodof10.Theresetinputissynchronous,andshouldresetthecounterto0.Wewanttobeabletopausethecounterratherthanalwaysincrementingeveryclockcycle,s
向盟约宣誓
·
2023-09-10 13:20
HDLBits
verilog
fpga开发
fpga
Verilog学习日志（2021.6.29）
推荐
HDLbits
Fantaasky
·
2023-09-10 11:54
Verilog学习日志
fpga
verilog
HDLBits
刷题笔记9:Circuits.Sequential Logic.Counters + Shift Registers
CountersFour-bitbinarycountermoduletop_module(inputclk,inputreset,//Synchronousactive-highresetoutputreg[3:0]q);always@(posedgeclk)beginif(reset)q<=0;elseq<=q+1;endendmoduleDecadecounter建立一个计数器，从0计数到9
学习就van事了
·
2023-09-09 16:41
HDLBits
fpga开发
HDLBits
练习 Always if2
Alwaysif2一个常见的错误：如何避免产生锁存器。当设计一的电路的时候，你首先应该从电路的角度去思考。我想要一个逻辑门我想要一个有着3和输入和3输出的组合逻辑电路。我想要一个后边跟着一个触发器的组合逻辑电路。你必须不能先写代码，然后就期待它能成为一个真正意义上的电路。if(cpu_overheated)thenshut_off_computer=1;if(~arrived)thenkeep_d
Megahertz66
·
2023-09-06 20:46
Hdlbit练习
fpga
HDLBits
练习 Always if2 并给出逻辑简化过程
题目Alwaysif2在前面的练习中我们使用了简单的逻辑门与一些逻辑门的组合。这些电路都可以作为组合电路的例子。组合意味着这个电路的输出只是输入的函数（数学意义上的）。数学上的函数就意味着当你给定一个输入的时候对应的只会有一个输出。因此有一种方式可以清晰的列出所有组合逻辑的所有可能的输入和与之对应的输出。这中方式就是真值表。对于有N个输入的布尔函数，有2N种可能的输入组合。真值表的每一行代表一种输
Megahertz66
·
2023-09-06 20:46
Hdlbit练习
fpga开发
HDLBits
-Verilog学习记录 | Verilog Language-Modules（2）
文章目录25.Adder1|Moduleadd26.Adder2|Modulefadd27.Carry-selectadder28.Adder-subtractor25.Adder1|Moduleaddpractice：Youaregivenamoduleadd16thatperformsa16-bitaddition.Instantiatetwoofthemtocreatea32-bitadde
Time木0101
·
2023-09-05 06:35
Verilog学习
芯片设计
芯片验证
IC设计
IC验证
HDLBits
-Verilog学习记录 | Verilog Language-Vectors
文章目录11.vectors|vector012.vectorsinmoredetail|vector113.Vectorpartselect|Vector214.Bitwiseoperators|Vectorgates15.Four-inputgates|Gates416.Vectorconcatenationoperator|Vector317.Vectorreversal1|Vectorr1
Time木0101
·
2023-08-25 15:32
IC学习
#
Verilog学习
#
IC设计学习
学习
verilog
ic设计
芯片设计
HDLBits
-Verilog Language-Modules:Hierarchy(模块：层次结构)
目录Moduleshift8Moduleshift8Thisexerciseisanextensionofmodule_shift.Insteadofmoduleportsbeingonlysinglepins,wenowhavemoduleswithvectorsasports,towhichyouwillattachwirevectorsinsteadofplainwires.Likeever
我叫夏满满
·
2023-08-25 15:02
verilog
HDLBits
-Verilog学习记录 | Verilog Language-Modules（1）
文章目录20.Module21.Connectingportsbyposition|Moudlepos22.Connectingportsbyname|Modulename23.Threemodules|Moduleshift24.Modulesandvectors|Moduleshift820.Modulepractice:Youmayconnectsignalstothemodulebypor
Time木0101
·
2023-08-25 15:01
IC学习
#
Verilog学习
#
IC设计学习
学习
IC设计
Verilog
芯片设计
HDLBits
-Verilog学习记录 | Verilog Language-Basics（2）
7.Declaringwires|wiredeclproblem:Implementthefollowingcircuit.Createtwointermediatewires(namedanythingyouwant)toconnecttheANDandORgatestogether.NotethatthewirethatfeedstheNOTgateisreallywireout,soyoud
Time木0101
·
2023-08-23 10:28
IC学习
Verilog学习
IC设计学习
学习
IC设计
IC
芯片设计
Verilog
HDLBits
-Verilog学习记录 | Getting Started
GettingStartedproblem:Buildacircuitwithnoinputsandoneoutput.Thatoutputshouldalwaysdrive1(orlogichigh).答案不唯一，仅共参考：moduletop_module(outputone);//Insertyourcodehereassignone=1;endmodule相关解释：top_module顶层模
Time木0101
·
2023-08-23 10:27
IC学习
Verilog学习
IC设计学习
学习
verilog
ic
芯片
芯片设计
芯片验证
HDLBits
-Verilog学习记录 | Verilog Language-Basics（1）
1.Simplewireproblem:Createamodulewithoneinputandoneoutputthatbehaveslikeawire.moduletop_module(inputin,outputout);assignout=in;endmodule2.Fourwiresproblem:Createamodulewith3inputsand4outputsthatbehave
Time木0101
·
2023-08-23 10:27
IC学习
Verilog学习
IC设计学习
学习
IC
ic设计
IC验证
Verilog
[
HDLBits
] Exams/m2014 q4c
Implementthefollowingcircuit:moduletop_module(inputclk,inputd,inputr,//synchronousresetoutputq);always@(posedgeclk)beginif(r)q<=1'b0;elseq<=d;endendmodule
向盟约宣誓
·
2023-08-16 08:28
HDLBits
fpga开发
fpga
verilog
[
HDLBits
] Dff8ar
Create8Dflip-flopswithactivehighasynchronousreset.AllDFFsshouldbetriggeredbythepositiveedgeofclk.moduletop_module(inputclk,inputareset,//activehighasynchronousresetinput[7:0]d,output[7:0]q);always@(po
向盟约宣誓
·
2023-08-16 08:57
HDLBits
fpga开发
fpga
verilog
[
HDLBits
] Dff8p
Create8Dflip-flopswithactivehighsynchronousreset.Theflip-flopsmustberesetto0x34ratherthanzero.AllDFFsshouldbetriggeredbythenegativeedgeofclk.moduletop_module(inputclk,inputreset,input[7:0]d,output[7:0
向盟约宣誓
·
2023-08-15 22:38
HDLBits
verilog
fpga
fpga开发
[
HDLBits
] Dff16e
Create16Dflip-flops.It'ssometimesusefultoonlymodifypartsofagroupofflip-flops.Thebyte-enableinputscontrolwhethereachbyteofthe16registersshouldbewrittentoonthatcycle.byteena[1]controlstheupperbyted[15:8
向盟约宣誓
·
2023-08-15 21:42
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Exams/m2014 q4d
Implementthefollowingcircuit:moduletop_module(inputclk,inputin,outputout);always@(posedgeclk)beginout<=out^in;endendmodule直接写out^in就行
向盟约宣誓
·
2023-08-15 01:43
HDLBits
fpga开发
fpga
verilog
[
HDLBits
] Exams/2014 q4a
Considerthen-bitshiftregistercircuitshownbelow:WriteaVerilogmodulenamedtop_moduleforonestageofthiscircuit,includingboththeflip-flopandmultiplexers.moduletop_module(inputclk,inputw,R,E,L,outputQ);wired
向盟约宣誓
·
2023-08-15 01:43
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Exams/ece241 2014 q4
Giventhefinitestatemachinecircuitasshown,assumethattheDflip-flopsareinitiallyresettozerobeforethemachinebegins.Buildthiscircuit.moduletop_module(inputclk,inputx,outputz);wired1,d2,d3,q1,q2,q3;assignd1
向盟约宣誓
·
2023-08-15 01:43
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Mt2015 muxdff
TakenfromECE2532015midtermquestion5Considerthesequentialcircuitbelow:AssumethatyouwanttoimplementhierarchicalVerilogcodeforthiscircuit,usingthreeinstantiationsofasubmodulethathasaflip-flopandmultiplex
向盟约宣誓
·
2023-08-15 01:41
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Dff
ADflip-flopisacircuitthatstoresabitandisupdatedperiodically,atthe(usually)positiveedgeofaclocksignal.Dflip-flopsarecreatedbythelogicsynthesizerwhenaclockedalwaysblockisused(Seealwaysblock2).ADflip-flo
向盟约宣誓
·
2023-08-14 08:32
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Adder100
Createa100-bitbinaryadder.Theadderaddstwo100-bitnumbersandacarry-intoproducea100-bitsumandcarryout.moduletop_module(input[99:0]a,b,inputcin,outputcout,output[99:0]sum);assign{cout,sum}=a+b+cin;endmodu
向盟约宣誓
·
2023-08-13 02:49
HDLBits
verilog
fpga
fpga开发
[
HDLBits
] Bcdadd4
YouareprovidedwithaBCD(binary-codeddecimal)one-digitaddernamedbcd_faddthataddstwoBCDdigitsandcarry-in,andproducesasumandcarry-out.modulebcd_fadd(input[3:0]a,input[3:0]b,inputcin,outputcout,output[3:0]
向盟约宣誓
·
2023-08-13 02:49
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Exams/ece241 2014 q1c
Assumethatyouhavetwo8-bit2'scomplementnumbers,a[7:0]andb[7:0].Thesenumbersareaddedtoproduces[7:0].Alsocomputewhethera(signed)overflowhasoccurred.moduletop_module(input[7:0]a,input[7:0]b,output[7:0]s,o
向盟约宣誓
·
2023-08-13 02:19
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Kmap1
ImplementthecircuitdescribedbytheKarnaughmapbelow.Trytosimplifythek-mapbeforecodingit.Trybothproduct-of-sumsandsum-of-productsforms.Wecan'tcheckwhetheryouhavetheoptimalsimplificationofthek-map.Butweca
向盟约宣誓
·
2023-08-13 02:49
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Exams/m2014 q4f
Implementthefollowingcircuit:moduletop_module(inputin1,inputin2,outputout);assignout=(!in2)&in1;endmodule
向盟约宣誓
·
2023-08-09 03:04
HDLBits
verilog
fpga开发
fpga
[
HDLBits
] Mt2015 q4a
ModuleAissupposedtoimplementthefunctionz=(x^y)&x.Implementthismodule.moduletop_module(inputx,inputy,outputz);assignz=(x^y)&x;endmodule
向盟约宣誓
·
2023-08-09 01:46
HDLBits
verilog
fpga
fpga开发
[
HDLBits
] 7420
The7400-seriesintegratedcircuitsareaseriesofdigitalchipswithafewgateseach.The7420isachipwithtwo4-inputNANDgates.Createamodulewiththesamefunctionalityasthe7420chip.Ithas8inputsand2outputs.moduletop_mod
向盟约宣誓
·
2023-08-09 01:16
HDLBits
fpga开发
fpga
verilog
[
HDLBits
] Truthtable1
ForabooleanfunctionofNinputs,thereare2Npossibleinputcombinations.Eachrowofthetruthtablelistsoneinputcombination,sotherearealways2Nrows.Theoutputcolumnshowswhattheoutputshouldbeforeachinputvalue.RowInp
向盟约宣誓
·
2023-08-09 01:16
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Mt2015 eq2
Createacircuitthathastwo2-bitinputsA[1:0]andB[1:0],andproducesanoutputz.Thevalueofzshouldbe1ifA=B,otherwisezshouldbe0.moduletop_module(input[1:0]A,input[1:0]B,outputz);assignz=(A==B);endmodule能用C的基础，真
向盟约宣誓
·
2023-08-09 01:16
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Popcount255
A"populationcount"circuitcountsthenumberof'1'sinaninputvector.Buildapopulationcountcircuitfora255-bitinputvector.moduletop_module(input[254:0]in,output[7:0]out);always@(*)beginout=8'b0;for(inti=0;i<25
向盟约宣誓
·
2023-08-07 14:25
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Adder100i
Createa100-bitbinaryripple-carryadderbyinstantiating100fulladders.Theadderaddstwo100-bitnumbersandacarry-intoproducea100-bitsumandcarryout.Toencourageyoutoactuallyinstantiatefulladders,alsooutputtheca
向盟约宣誓
·
2023-08-07 14:51
HDLBits
算法
verilog
fpga开发
fpga
[
HDLBits
] Vector100r
Givena100-bitinputvector[99:0],reverseitsbitordering.moduletop_module(input[99:0]in,output[99:0]out);always@(*)beginfor(inti=0;i<100;i=i+1)out[i]=in[99-i];endendmoduleverilog的for要在always里用
向盟约宣誓
·
2023-08-07 05:12
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Gates100
Buildacombinationalcircuitwith100inputs,in[99:0].Thereare3outputs:out_and:outputofa100-inputANDgate.out_or:outputofa100-inputORgate.out_xor:outputofa100-inputXORgate.moduletop_module(input[99:0]in,out
向盟约宣誓
·
2023-08-07 05:42
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Reduction
Createacircuitthatwillcomputeaparitybitfora8-bitbyte(whichwilladda9thbittothebyte).Wewilluse"even"parity,wheretheparitybitisjusttheXORofall8databits.moduletop_module(input[7:0]in,outputparity);assignp
向盟约宣誓
·
2023-08-07 05:41
HDLBits
fpga
verilog
fpga开发
[
HDLBits
] Always casez
Buildapriorityencoderfor8-bitinputs.Givenan8-bitvector,theoutputshouldreportthefirst(leastsignificant)bitinthevectorthatis1.Reportzeroiftheinputvectorhasnobitsthatarehigh.Forexample,theinput8'b1001000
向盟约宣誓
·
2023-08-07 05:41
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Always if
Builda2-to-1muxthatchoosesbetweenaandb.Choosebifbothsel_b1andsel_b2aretrue.Otherwise,choosea.Dothesametwice,onceusingassignstatementsandonceusingaproceduralifstatement.sel_b1sel_b2out_assignout_always
向盟约宣誓
·
2023-08-06 08:57
HDLBits
fpga开发
verilog
fpga
上一页
3
4
5
6
7
8
9
10
下一页
按字母分类：
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
其他