E-COM-NET
首页
在线工具
Layui镜像站
SUI文档
联系我们
推荐频道
Java
PHP
C++
C
C#
Python
Ruby
go语言
Scala
Servlet
Vue
MySQL
NoSQL
Redis
CSS
Oracle
SQL Server
DB2
HBase
Http
HTML5
Spring
Ajax
Jquery
JavaScript
Json
XML
NodeJs
mybatis
Hibernate
算法
设计模式
shell
数据结构
大数据
JS
消息中间件
正则表达式
Tomcat
SQL
Nginx
Shiro
Maven
Linux
HDLBits
[
HDLBits
] Exams/m2014 q4f
Implementthefollowingcircuit:moduletop_module(inputin1,inputin2,outputout);assignout=(!in2)&in1;endmodule
向盟约宣誓
·
2023-08-09 03:04
HDLBits
verilog
fpga开发
fpga
[
HDLBits
] Mt2015 q4a
ModuleAissupposedtoimplementthefunctionz=(x^y)&x.Implementthismodule.moduletop_module(inputx,inputy,outputz);assignz=(x^y)&x;endmodule
向盟约宣誓
·
2023-08-09 01:46
HDLBits
verilog
fpga
fpga开发
[
HDLBits
] 7420
The7400-seriesintegratedcircuitsareaseriesofdigitalchipswithafewgateseach.The7420isachipwithtwo4-inputNANDgates.Createamodulewiththesamefunctionalityasthe7420chip.Ithas8inputsand2outputs.moduletop_mod
向盟约宣誓
·
2023-08-09 01:16
HDLBits
fpga开发
fpga
verilog
[
HDLBits
] Truthtable1
ForabooleanfunctionofNinputs,thereare2Npossibleinputcombinations.Eachrowofthetruthtablelistsoneinputcombination,sotherearealways2Nrows.Theoutputcolumnshowswhattheoutputshouldbeforeachinputvalue.RowInp
向盟约宣誓
·
2023-08-09 01:16
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Mt2015 eq2
Createacircuitthathastwo2-bitinputsA[1:0]andB[1:0],andproducesanoutputz.Thevalueofzshouldbe1ifA=B,otherwisezshouldbe0.moduletop_module(input[1:0]A,input[1:0]B,outputz);assignz=(A==B);endmodule能用C的基础，真
向盟约宣誓
·
2023-08-09 01:16
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Popcount255
A"populationcount"circuitcountsthenumberof'1'sinaninputvector.Buildapopulationcountcircuitfora255-bitinputvector.moduletop_module(input[254:0]in,output[7:0]out);always@(*)beginout=8'b0;for(inti=0;i<25
向盟约宣誓
·
2023-08-07 14:25
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Adder100i
Createa100-bitbinaryripple-carryadderbyinstantiating100fulladders.Theadderaddstwo100-bitnumbersandacarry-intoproducea100-bitsumandcarryout.Toencourageyoutoactuallyinstantiatefulladders,alsooutputtheca
向盟约宣誓
·
2023-08-07 14:51
HDLBits
算法
verilog
fpga开发
fpga
[
HDLBits
] Vector100r
Givena100-bitinputvector[99:0],reverseitsbitordering.moduletop_module(input[99:0]in,output[99:0]out);always@(*)beginfor(inti=0;i<100;i=i+1)out[i]=in[99-i];endendmoduleverilog的for要在always里用
向盟约宣誓
·
2023-08-07 05:12
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Gates100
Buildacombinationalcircuitwith100inputs,in[99:0].Thereare3outputs:out_and:outputofa100-inputANDgate.out_or:outputofa100-inputORgate.out_xor:outputofa100-inputXORgate.moduletop_module(input[99:0]in,out
向盟约宣誓
·
2023-08-07 05:42
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Reduction
Createacircuitthatwillcomputeaparitybitfora8-bitbyte(whichwilladda9thbittothebyte).Wewilluse"even"parity,wheretheparitybitisjusttheXORofall8databits.moduletop_module(input[7:0]in,outputparity);assignp
向盟约宣誓
·
2023-08-07 05:41
HDLBits
fpga
verilog
fpga开发
[
HDLBits
] Always casez
Buildapriorityencoderfor8-bitinputs.Givenan8-bitvector,theoutputshouldreportthefirst(leastsignificant)bitinthevectorthatis1.Reportzeroiftheinputvectorhasnobitsthatarehigh.Forexample,theinput8'b1001000
向盟约宣誓
·
2023-08-07 05:41
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Always if
Builda2-to-1muxthatchoosesbetweenaandb.Choosebifbothsel_b1andsel_b2aretrue.Otherwise,choosea.Dothesametwice,onceusingassignstatementsandonceusingaproceduralifstatement.sel_b1sel_b2out_assignout_always
向盟约宣誓
·
2023-08-06 08:57
HDLBits
fpga开发
verilog
fpga
[
HDLbits
] Alwaysblock1
BuildanANDgateusingbothanassignstatementandacombinationalalwaysblock.(Sinceassignstatementsandcombinationalalwaysblocksfunctionidentically,thereisnowaytoenforcethatyou'reusingbothmethods.Butyou'rehere
向盟约宣誓
·
2023-08-06 08:27
HDLBits
fpga
verilog
fpga开发
[
HDLBits
] Alwaysblock2
BuildanXORgatethreeways,usinganassignstatement,acombinationalalwaysblock,andaclockedalwaysblock.Notethattheclockedalwaysblockproducesadifferentcircuitfromtheothertwo:Thereisaflip-flopsotheoutputisdela
向盟约宣誓
·
2023-08-06 08:26
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Module fadd
Inthisexercise,youwillcreateacircuitwithtwolevelsofhierarchy.Yourtop_modulewillinstantiatetwocopiesofadd16(provided),eachofwhichwillinstantiate16copiesofadd1(whichyoumustwrite).Thus,youmustwritetwomod
向盟约宣誓
·
2023-08-05 11:41
HDLBits
verilog
fpga
fpga开发
[
HDLBits
] Module cseladd
Onedrawbackoftheripplecarryadder(Seepreviousexercise)isthatthedelayforanaddertocomputethecarryout(fromthecarry-in,intheworstcase)isfairlyslow,andthesecond-stageaddercannotbegincomputingitscarry-outunt
向盟约宣誓
·
2023-08-05 11:40
HDLBits
fpga开发
verilog
fpga
HDLbits
刷题答案 3.2.1 Latches and Flip-Flops（上）
3.2.1LatchesandFlip-Flops3.2.1.1Dflip-flop实现该电路moduletop_module(inputclk,//Clocksareusedinsequentialcircuitsinputd,outputregq);////Useaclockedalwaysblock//copydtoqateverypositiveedgeofclk//Clockedalwa
行走的BUG永动机
·
2023-08-01 03:45
[
HDLBits
] Module add
Youaregivenamoduleadd16thatperformsa16-bitaddition.Instantiatetwoofthemtocreatea32-bitadder.Oneadd16modulecomputesthelower16bitsoftheadditionresult,whilethesecondadd16modulecomputestheupper16bitsofthe
向盟约宣誓
·
2023-07-24 16:39
HDLBits
fpga
verilog
fpga开发
[
HDLBits
] Module shift8
Thisexerciseisanextensionofmodule_shift.Insteadofmoduleportsbeingonlysinglepins,wenowhavemoduleswithvectorsasports,towhichyouwillattachwirevectorsinsteadofplainwires.LikeeverywhereelseinVerilog,thevec
向盟约宣誓
·
2023-07-24 16:38
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Module shift
Youaregivenamodulemy_dffwithtwoinputsandoneoutput(thatimplementsaDflip-flop).Instantiatethreeofthem,thenchainthemtogethertomakeashiftregisteroflength3.Theclkportneedstobeconnectedtoallinstances.Themod
向盟约宣誓
·
2023-07-24 16:08
HDLBits
fpga开发
verilog
fpga
[
HDLBits
] Gates4
Buildacombinationalcircuitwithfourinputs,in[3:0].Thereare3outputs:out_and:outputofa4-inputANDgate.out_or:outputofa4-inputORgate.out_xor:outputofa4-inputXORgate.moduletop_module(input[3:0]in,outputout_
向盟约宣誓
·
2023-07-24 16:03
HDLBits
fpga
verilog
HDLBits
个人刷题详解合集14-Circuits-Sequential Logic-Finite State Machines1-HDBits题目分析
有限状态机1Fsm1这是一个摩尔状态机，具有两种状态，一种输入，一种输出。实现此状态机。请注意，重置状态为B。此练习与密克罗尼西亚联邦1S，但使用异步重置。代码如下：moduletop_module( inputclk, inputareset,//AsynchronousresettostateB inputin, outputout);// parameterA=
dangdang爱章鱼
·
2023-07-20 12:00
Verilog代码
HDBits
fpga开发
感觉有意思的旅鼠问题---
HDLbits
---Circuits---Sequential Logic---Finite State Machines第二部分
1.Lemmings1moduletop_module(inputclk,inputareset,//FreshlybrainwashedLemmingswalkleft.inputbump_left,inputbump_right,outputwalk_left,outputwalk_right);//regstate,next_state;parameterleft=0,right=1;alw
ZxsLoves
·
2023-07-20 12:00
HDLBits学习
fpga开发
HDLbits
---Circuits---Sequential Logic---Finite State Machines第四部分
1.Exams/ece2412013q8moduletop_module(inputclk,inputaresetn,//Asynchronousactive-lowresetinputx,outputz);parameterstart=2'b0,one=2'b01,two=2'b10,three=2'b11;reg[1:0]state,next_state;always@(posedgeclko
ZxsLoves
·
2023-07-20 12:00
HDLBits学习
fpga开发
Circuits--Sequential Logic--Finite State Machines--Fsm onehot
网址：https://
hdlbits
.01xz.net/wiki/Fsm_onehotmoduletop_module(inputin,input[9:0]state,output[9:0]next_state
余睿Lorin
·
2023-07-20 12:30
HDLbits
fpga
verilog
Circuits--Sequential Logic--Finite State Machines--Fsm3s
网址：https://
hdlbits
.01xz.net/wiki/Fsm3smoduletop_module(inputclk,inputin,inputreset,outputout);//parameterA
余睿Lorin
·
2023-07-20 12:29
HDLbits
fpga
verilog
Circuits--Sequential Logic--Finite State Machines--Fsm1s
网址：https://
hdlbits
.01xz.net/wiki/Fsm1s//NotetheVerilog-1995moduledeclarationsyntaxhere:moduletop_module
余睿Lorin
·
2023-07-20 12:59
HDLbits
fpga
verilog
Circuits--Sequential Logic--Finite State Machines--Fsm2
网址：https://
hdlbits
.01xz.net/wiki/Fsm2moduletop_module(inputclk,inputareset,//AsynchronousresettoOFFinputj
余睿Lorin
·
2023-07-20 12:59
HDLbits
fpga
verilog
Circuits--Sequential Logic--Finite State Machines--Fsm2s
网址：https://
hdlbits
.01xz.net/wiki/Fsm2smoduletop_module(inputclk,inputreset,//SynchronousresettoOFFinputj
余睿Lorin
·
2023-07-20 12:59
HDLbits
fpga
verilog
Circuits--Sequential Logic--Finite State Machines--Lemmings1
网址：https://
hdlbits
.01xz.net/wiki/Lemmings1moduletop_module(inputclk,inputareset,//FreshlybrainwashedLemmingswalkleft.inputbump_left
余睿Lorin
·
2023-07-20 12:29
HDLbits
Circuits--Sequential Logic--Finite State Machines--Lemmings3
网址：https://
hdlbits
.01xz.net/wiki/Lemmings3moduletop_module(inputclk,inputareset,//FreshlybrainwashedLemmingswalkleft.inputbump_left
余睿Lorin
·
2023-07-20 12:29
HDLbits
Circuits--Sequential Logic--Finite State Machines--Lemmings4
网址：https://
hdlbits
.01xz.net/wiki/Lemmings4moduletop_module(inputclk,inputareset,//FreshlybrainwashedLemmingswalkleft.inputbump_left
余睿Lorin
·
2023-07-20 12:29
HDLbits
verilog
fpga
Circuits--Sequential Logic--Finite State Machines--Fsm1
网址：https://
hdlbits
.01xz.net/wiki/Fsm1moduletop_module(inputclk,inputareset,//AsynchronousresettostateBinputin
余睿Lorin
·
2023-07-20 12:29
HDLbits
fpga
verilog
Circuits--Sequential Logic--Finite State Machines--Lemmings2
网址：https://
hdlbits
.01xz.net/wiki/Lemmings2moduletop_module(inputclk,inputareset,//FreshlybrainwashedLemmingswalkleft.inputbump_left
余睿Lorin
·
2023-07-20 12:59
HDLbits
HDLBits
刷题之我的代码（全）—（Circuits-Sequential Logic-Finite State Machines）
#1moduletop_module(inputclk,inputreset,output[9:0]q);always@(posedgeclk)beginif(reset=='d1)beginq='d0)beginif(cnt<='d998)begincnt<=cnt+'d1;endelsebegincnt<='d0;count=count-'d1;endendelsebegincount<='d
glassy__sky
·
2023-07-20 12:58
FPGA
HDLBits
fpga
HDLbits
---Circuits---Sequential Logic---Finite State Machines第三部分
1.Fsmonehotmoduletop_module(inputin,input[9:0]state,output[9:0]next_state,outputout1,outputout2);assignnext_state[0]=(state[0]&~in)|(state[1]&~in)|(state[2]&~in)|(state[3]&~in)|(state[4]&~in)|(state[7
ZxsLoves
·
2023-07-20 12:27
HDLBits学习
fpga开发
Verilog学习网站推荐
推荐一个Verilog的学习网址
hdlbits
.01xz.net再附上一个大佬的博客https://www.cnblogs.com/BUAA-Wander/
曦哥刚学c语言
·
2023-07-17 16:11
Verilog
VerilogHDL学习教程-
HDLBits
网站
VerilogHDL学习教程-
HDLBits
网站在学习VerilogHDL语言的过程中，作为初学者小白不免有疑惑要从哪里开始。
D.C_H
·
2023-07-17 16:32
FPGA专栏
硬件工程
fpga开发
FPGA学习网站、开源网站和论坛网站汇总
一、基础类学习网站1、
HDLbits
（初学者入门）
HDLBits
有一系列的Verilog基础知识，可以在线仿真的学习网站，题目很多，内容丰富，包括了Verilog的基础语法、时序电路和组合电路、基础电路和测试激励等等
jk_101
·
2023-07-17 16:01
FPGA
fpga开发
学习
32个关于FPGA的学习网站
语言类学习网站1、
HDLbits
网站地址：https://
hdlbits
.01xz.net/wiki/Main_Page在线作答、编译的学习Verilog的网站，题目很多，内容丰富。
孤独的单刀
·
2023-07-17 16:27
FPGA设计与调试
fpga开发
HDLbits
---Verilog Language---module:Hierarchy
1.Modulemoduletop_module(inputa,inputb,outputout);mod_aU1(.in1(a),.in2(b),.out(out));endmodule2.Moduleposmoduletop_module(inputa,inputb,inputc,inputd,outputout1,outputout2);mod_au_mod_a(out1,out2,a,b,
ZxsLoves
·
2023-07-16 12:44
HDLBits学习
fpga开发
HDLbits
---Verilog Language---Procedures
1.Alwaysblock1moduletop_module(inputa,inputb,outputwireout_assign,outputregout_alwaysblock);assignout_assign=a&b;always@(*)beginout_alwaysblock<=a&b;endendmodule2.Alwaysblocks2//synthesisverilog_input
ZxsLoves
·
2023-07-16 12:44
HDLBits学习
fpga开发
HDLbits
---Verification writing Testbenches
1.Tb/clockmoduletop_module();regclk;initialbeginclk=1'b0;endalways#5clk=~clk;dutu1(.clk(clk));endmodule2.Tb/tb1moduletop_module(outputregA,outputregB);////generateinputpatternshereinitialbeginA='d0;B=
ZxsLoves
·
2023-07-16 12:44
HDLBits学习
fpga开发
HDLbits
---Circuits---Sequential Logic---Finite State Machines第一部分
1.Fsm1moduletop_module(inputclk,inputareset,//AsynchronousresettostateBinputin,outputout);//parameterA=0,B=1;regstate,next_state;always@(posedgeclkorposedgeareset)beginif(areset)state<=B;elsestate<=ne
ZxsLoves
·
2023-07-16 12:04
HDLBits学习
fpga开发
HDLbits
---Circuits---Sequential Logic---More Circuits
1.Rule90moduletop_module(inputclk,inputload,input[511:0]data,output[511:0]q);always@(posedgeclk)beginif(load)beginq0&&i240&&i<255)begincount=q[i-17]+q[i-16]+q[i-15]+q[i-1]+q[i+1]+q[i-239]+q[i-240]+q[i
ZxsLoves
·
2023-07-16 09:51
HDLBits学习
fpga开发
HDLbits
----Verification Reading Simulations---Building circuit simulation
1.Sim/circuit1moduletop_module(inputa,inputb,outputq);//assignq=a&b;//Fixmeendmodule2.Sim/circuit2moduletop_module(inputa,inputb,inputc,inputd,outputq);//assignq=~(a^b^c^d);//Fixmeendmodule3.Sim/circu
ZxsLoves
·
2023-07-15 14:03
HDLBits学习
fpga开发
HDLbits
---Circuits---Building Larger Circuits
1.Exams/review2015count1kmoduletop_module(inputclk,inputreset,output[9:0]q);always@(posedgeclk)beginif(reset)beginq<='d0;endelseif(q=='d999)beginq<='d0;endelsebeginq<=q+'d1;endendendmodule2.Exams/revi
ZxsLoves
·
2023-07-15 14:02
HDLBits学习
fpga开发
HDLbits
---Circuits---Sequential Logic---Shift Registers
1.Shift4moduletop_module(inputclk,inputareset,//asyncactive-highresettozeroinputload,inputena,input[3:0]data,outputreg[3:0]q);always@(posedgeclkorposedgeareset)beginif(areset)q<=0;elseif(load)q<=data;
ZxsLoves
·
2023-07-14 12:44
HDLBits学习
fpga开发
HDLbits
---Circuits---Sequential Logic---Latches and Flip-Flops
1.dffmoduletop_module(inputclk,//Clocksareusedinsequentialcircuitsinputd,outputregq);////Useaclockedalwaysblock//copydtoqateverypositiveedgeofclk//Clockedalwaysblocksshouldusenon-blockingassignmentsal
ZxsLoves
·
2023-07-14 12:14
HDLBits学习
fpga开发
HDLBits
笔记5:Circuits.Combinational Logic.Basic gates
Wire实现一个电路完成in和out的连线moduletop_module(inputin,outputout);assignout=in;endmoduleGND实现一个电路将out连到GNDmoduletop_module(outputout);assignout=1'b0;endmoduleNOR实现或非门moduletop_module(inputin1,inputin2,outputou
学习就van事了
·
2023-06-23 16:06
HDLBits
fpga开发
上一页
4
5
6
7
8
9
10
11
下一页
按字母分类：
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
其他